Skip to content
View JoshuaTian13's full-sized avatar

Block or report JoshuaTian13

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
JoshuaTian13/README.md

Joshua Tian

Electrical & Computer Engineering and Computer Science student at Duke University, graduating December 2027. I enjoy building and understanding complex technical systems, from software and algorithms to digital hardware and physical devices.

My interests are strongest in systems, embedded software, computer architecture, and hardware-software integration, but I am also excited by broader software engineering problems involving algorithms, performance, infrastructure, and large-scale systems. I am always looking to learn new technologies, work in unfamiliar domains, and take on problems that push me beyond what I have worked on before.

I am currently seeking Summer 2027 internships across software engineering, embedded software, firmware, systems, FPGA/RTL, computer architecture, and hardware-software integration.

LinkedIn · joshua.tian@duke.edu

Featured work

Built a physical two-axis drawing machine around a custom five-stage, 32-bit pipelined MIPS processor on a Nexys A7 FPGA. The system combines Verilog RTL, forwarding and hazard control, MMIO, a Bresenham motion controller, MIPS firmware, and a Python image compiler.

Verilog FPGA Computer Architecture MIPS MMIO Vivado GTKWave Python

Led flight-computer firmware features and a PCB-based black-box redesign spanning embedded C++, sensor and radio interfaces, fault-aware state logic, KiCad, board bring-up, hardware-in-the-loop testing, and supercapacitor-backed data preservation during power loss.

Embedded C++ PCB Design KiCad I2C SPI UART LoRa Hardware-in-the-Loop

Built Linux/Python monitoring that preserves remote access to deployed IoT devices as router public IP addresses change, with an authenticated Flask API, durable SQLite history, retry logic, and automated tests.

Python Flask Linux Networking IoT SQLite Monitoring Testing

Developed an ESP32-based charging and telemetry platform spanning multi-mode embedded control, local safety interlocks, AWS IoT ingestion, DynamoDB storage, SageMaker battery-health estimation, and a React operations dashboard.

C++ ESP32 FreeRTOS AWS IoT Core DynamoDB SageMaker React PlatformIO

Technical focus

  • Embedded and systems: C, C++, FreeRTOS, Embedded Linux, device drivers, bootloaders, networking, firmware validation
  • Digital hardware: Verilog, FPGA development, pipelined processors, MMIO, timing analysis, waveform debugging
  • Hardware integration: PCB design, KiCad, sensors, I2C, SPI, UART, PWM, board bring-up, lab instrumentation
  • Software and cloud: Python, Java, JavaScript, Flask, REST APIs, React, AWS IoT, DynamoDB, SageMaker, Git

Pinned Loading

  1. 2496r-2022-2023 2496r-2022-2023 Public

    Forked from 8pxl/2496r-2022-2023

    VEX competition robot: odometry, PID motion, flywheel control, vision, pneumatics, and autonomous routines

    C++

  2. Autonomous-Boat-Buoy Autonomous-Boat-Buoy Public

    Autonomous surface vehicle and buoy for waypoint-based water-quality sensing, LoRa telemetry, and SQLite analysis

    Jupyter Notebook

  3. Smart-Battery-Charger Smart-Battery-Charger Public

    ESP32 smart charger with deterministic safety controls, custom PCB telemetry, AWS IoT, DynamoDB, SageMaker, and React

    Python