Skip to content

Latest commit

 

History

11 Commits

Folders and files

NameName
Last commit message
Last commit date
 
 
 
 
 
 
 
 

Repository files navigation

Emad Mojaveri Moslem

FPGA developer and Electronics Hardware Designer based in Stockholm / Sweden
Email / LinkedIn

Profile Picture



Summary:

I am an enthusiastic designer with a keen interest in mathematics, electronics circuits, FPGA architecture, and signal processing. With a master’s degree in electronics engineering, specializing in circuits and systems, I have contributed to academic research and industrial design projects across several countries, including Taiwan and Hong Kong, before relocating to Sweden. During my time as an FPGA developer, I worked with a variety of families, including Altera, Xilinx's Spartan 3, Spartan 6, Artix-7, and Zynq series.

I created numerous AXI-based communication modules and test benches for FPGAs. In addition, I've created testbenches using open-source frameworks such as OSVVM, VUnit, and the UVVM framework, which include reusable verification components (VCs), bus functional models (BFMs), and advanced logging/assertions for FPGA RTL verification and image processing with FPGAs. VHDL was used to implement and verify a simple RISC-V RV32I core. I also created Wishbone-compatible RTL modules and TBs for point-to-point and shared bus topologies. Python RTL models were created in cocotb, interfacing VHDL/Verilog DUTs for reference checks and self-testing. Implemented and verified a custom 256-point fixed-point FFT (radix-2 DIT) in VHDL, including state-machine control, twiddle generation, and comprehensive testbench validation.

In addition to hardware development, I created numerous high-speed communication data acquisition I/O boards based on the Xilinx and Altera FPGA families. This required a schematic design and layout of a multi-layer PCB to ensure optimal power and signal integrity. To fine-tune the platform for peak performance, I performed testing, debugging, and hardware-in-the-loop verification.


Research Interest:

  • FPGA, CoS & ASIC devices

  • VLSI & low-power design

  • Real-Time system & software Co-Design

  • Digital signal & image processing

  • High-speed circuits and PCB design

  • Bio-electronics & Bioinstrumentation circuits and systems

  • Hardware-in-the-Loop test & verification


Peer-Reviewed Journal:


Working Experiences:

  • Electronics Hardware Designer & FPGA developer @ HitachiEnergy, Stockholm / Sweden (May 2022 - Peresent)

  • FPGA Design & Electronics Hardware Research Assistant @ City University of Hong Kong, Hong Kong SAR (Oct. 2020 to Mar. 2022)

  • Electronics System Researcher @ National Chiao Tung University, Hsinchu City / Taiwan (Jan. 2020 to Sep. 2020)

  • Electronics System Research Assistant @ Smart Control Developing Technology Co. (Imam Khomeini International University - IKIU), Qazvin Province / Iran (Jun. 2018 to Sep. 2019)

  • Electronics Hardware & System Designer @ Subar Science & Technology Co. (MatsaJet), Guilan Province / Iran (Apr. 2016 to Feb. 2018)

  • Electrical Expert @ Antique Co., Guilan Province, Iran (Apr. 2014 to Jan. 2016)

  • Automation & Instrumentation Technical Expert @ Khazar Steel Complex, Guilan Province / Iran (Sep. 2013 to Feb. 2014)


Education

  • M.Sc. Electrical Engineering - Electronics, Azad University, Science and Research Branch, Tehran / Iran - GPA: 3.3 (16.5 / 20)
  • B.Sc. Electrical Engineering - Electronics, University of Guilan, Rasht / Iran - GPA: 3.53 (17.69 / 20)

Languages

  • English (Fluent)

  • Swedish (Basic Level)

  • Persian (native speaker)

About

An experimental, cross-platform game sandbox built on Rust and Bevy, exploring AI integration throughout the game development lifecycle.

Resources

Stars

1 star

Watchers

0 watching

Forks

Releases

Packages

Contributors