parallel-prefixsum

Here are 3 public repositories matching this topic...

AEjonanonymous / PMRC-IP-Core

O(log k) Parallel FHE Conversion IP package featuring pipelined SystemVerilog RTL and Header-Only C++ Library. Designed to accelerate cryptographic pipelines by removing the sequential RNS bottleneck.

cryptography fpga core mrc rtl ip high-performance-computing systemverilog hardware-acceleration rns pipelined chinese-remainder-theorem asic-design parallel-prefixsum fully-homomorphic-encryption kogge-stone header-only-library fully-homomorphic-encryption-library

Updated May 26, 2026
SystemVerilog

ParimalaS27 / Parallel-Prefix-Adder-8bit-UE19CS206-DDCOLab

Star

This repo consists of the iverilog implementation of a Parallel Prefix adder - 8bit (I/P - O/P). This was done as a part of a project Under UE19CS206 - Digital Design and Computer Organization Laboratory Course at PES University.

verilog prefix icarus-verilog 8bit iverilog parallel-prefixsum prefix-adder ddco

Updated Jan 6, 2021
Verilog

AdityaNG / Parallel-Prefix-Adder

Sponsor

Star

Parallel Prefix Adders achieve logarithmic time complexity by means of parallelizing the operation. For an n bit prefix adder, the critical path is one xor gate, one and/or gate and log(n) modules.

parallel-prefixsum

Updated Jan 12, 2021
Verilog

Add this topic to your repo

To associate your repository with the parallel-prefixsum topic, visit your repo's landing page and select "manage topics."

Learn more